Abstract-
, José Pineda de Gyvez 1) 2) , Ben Kup 1) , Bert van Uden 1) , Peter Bastiaansen 1) , Marco Lammers 1) , and Maarten Vertregt Modern digital integrated circuits are sensitive to process variability that impacts circuit performance and power consumption. In recent years, post-silicon tuning has shown to be effective to counteract process variability, or to trade-off power-performance [1] [2] . Well-known post-silicon tuning techniques are supply voltage scaling (VS) and body biasing (BB). VS is primarily used to reduce active power at the expense of a lower circuit performance [1] . BB is typically used for leakage reduction or performance tuning [1] [2] . Two BB approaches exist, namely reverse body bias (RBB) and forward body bias (FBB). RBB increases the threshold voltage, (V th ) which lowers leakage at a gate delay penalty. Contrarily, FBB reduces V th which lowers gate delay at a leakage cost. VS and BB can also be combined to achieve collective benefits [1] .
The convergence of multiple applications into a single device drives integrated circuit solutions that are both high performance and power efficient. Post-silicon tuning techniques enable the definition of new operating modes, where each mode targets a different power-performance tradeoff. Our focus is on the application of FBB for improving circuit performance. When a circuit is active, FBB is preferred over VS to enhance performance due to its lower dynamic power penalty. The joint use of FBB and VS is preferred over VS alone for achieving low-power operation. When a circuit is in standby, the leakage power is dominant and FBB should not be applied. This motivates the application of FBB dynamically at runtime [3] .
FBB requires a voltage generator circuit to generate the required N-well and P-well bias, respectively. The trend towards higher integration densities in modern chips favors a fully integrated solution to enable more cost-effective system solutions. From an industrial perspective the generator should comply with the following requirements: i) It should be digitally controllable to simplify system integration. ii) The FBB voltage generation should be transparent to any voltage scaling approach, i.e., the amount of applied FBB should be constant relative to the supply voltage (V DD ) of the circuit.
iii) The FBB generator should be powered off from the always-on nominal core supply. Finally, iv) a FBB generator should have low power consumption, and small area occupation.
Several FBB generators have been proposed in the literature, but none of them meet all of the aforementioned requirements. Tschanz et al. presented an adaptive body bias (ABB) voltage generator [2] . The main drawback of their implementation is that FBB is applied only to PMOS transistors to avoid the use of a triple well technology. Likewise, the FBB voltage is V DD -dependent, as well as the need for a voltage level higher than V DD . Choi and Shin proposed a more sophisticated solution for providing body bias voltages to multiple macros in the design [4] . However, their solution also requires voltage levels higher than the core V DD and lower than V SS , mainly for generating RBB, and also for this design, the FBB voltage is V DD -dependent. Sumita et al. presented another ABB generator [5] . However, it has similar constraints as the one proposed in [4] . Komatsu et al. proposed a FBB generator for enabling self-adjusted FBB [6] . Their solution cannot dynamically control the FBB voltage, while the generated FBB voltage is highly sensitive to V DD and strongly temperature dependent. Other publications imply using a FBB generator without discussing in detail its implementation [7] [8] [9] .
In contrast to prior art, our solution can meet all of the aforementioned requirements.
The remaining of this paper is organized as follows. In Section 2 we introduce the proposed FBB generation concept. Section 3 presents the FBB generator design. Section 4 shows the circuit layout. Finally, Section 5 presents the results as obtained from circuit simulations. Fig.1 shows the general block diagram of the proposed fully-integrated FBB generator circuit. The circuit provides independent FBB voltages to PMOS (or N-well) and NMOS (or P-well) transistors that are part of the digital IP block under control via V nwell and V pwell , respectively. We distinguish between two supply pairs: (V DD ,V SS ) and (V DDIP , V SSIP ). V DD and V SS are the nominal supply voltage and ground of the system, respectively. V DDIP and V SSIP are the supply voltage and ground of the digital IP block, respectively. The circuit architecture is based on a 6-bit dual resistive digital-to-analog converter (RDAC) approach to generate the P-well and N-well voltages, respectively. Since the RDAC is not able to drive the wells of the digital IP block, it is buffered to ensure low output impedance. The digital BBnw and BBpw input signals are decoded to match the RDAC control signals. The reference circuit creates a constant current through the RDAC's. This is essential to be able to generate a FBB voltage that follows the supply voltage of the digital IP block. The generator contains two control signals ENB and MODE that: are paired to the standby or active modes of the digital IP block, select the internal or external reference voltage, and select the bypass switches when the circuit is in standby. The details of the circuit implementation will be discussed in section 3. 
II. PROPOSED FBB GENERATION CONCEPT

III. FBB GENERATOR DESIGN
In this section we present details of the circuits that constitute the FBB generator. We have implemented this design in a 90nm low-power CMOS technology. Fig.2 
A. Reference circuit
B. RDAC and Decoder
The required FBB voltage is generated by the resistor tree of the RDAC. We have realized a voltage drop of 500mV across the resistor tree, which corresponds to a maximum FBB of 500mV. Each resistor tree consists of 64 poly resistors, thus, the smallest possible FBB step is about 8mV. The resistor tree is referenced to V DDIP or V SSIP , respectively. The reference circuit supplies a constant bias current through the resistor tree. The resistor tree has been implemented by an array of resistor elements. There exist 8 horizontal and 8 vertical bit lines to select a given node in the tree. The decoder converts the 6-bit input of the FBB generator (BBnw or BBpw) to enable a single horizontal-vertical bit line pair.
C. Buffer
The voltage buffer is implemented by an operational amplifier as unity-gain buffer with rail-to-rail output. It is powered from V DD and V SS . The buffer consists of two stages, the pre-driver and an expandable output stage. The pre-driver contains the input stage and a gain stage. Fig.3 shows the circuit diagram of the pre-driver. The input stage is implemented by a double input pair to cover the wide input voltage range as provided by the RDAC, especially when the digital IP has a voltage scalable supply. A cascoded gain stage is used to achieve high gain. The pre-driver can be turned-off by the ENB signal. In this case, the outputs outp and outn, are clamped to V DD and V SS , respectively.
The expandable drive unit is implemented by a rail-to-rail class AB output stage, which can maintain a small current in steady state and that is able to offer a large current during a transient. Such output stage is very convenient for driving large capacitive loads due to its current source/sink capability. Fig.4 (left) shows a circuit diagram of a drive stage for providing the P-well bias to the digital IP. The output stage for providing the N-well bias is similar, except that the switches are connected to V DD and V DDIP , respectively. Circuit stability is accomplished using a Miller compensation scheme embedded in the output stage unit. When multiple drive units are used, output stages are placed in parallel which maintains the ratio between maximum load capacitance and Miller capacitance to be constant, thereby ensuring stability. Multiple output stages can be connected to the pre-driver. The number of output stages to be used depends on the size of the digital IP block. The pre-driver with one output stage is suitable for driving a digital IP block size of 1mm 2 . Two output stages can drive a digital IP block of up to 2mm 2 , etcetera. In this way we have created an expandable output stage, and offer a re-usable FBB generator solution to drive digital IP blocks of different sizes. The collection of one output stage for P-well and N-well is referred to as drive unit. Fig.4 (right) shows the relative bandwidth of the generator as function of the digital IP block dimension and number of drive units. Observe that the bandwidth reduces for larger digital IP block that require more drive units. Fig.5 shows the layout of the proposed FBB generator design in 90nm low-power CMOS technology. The base unit contains the reference circuit, the RDAC and decoders, and the pre-driver. The drive unit is connected to the base unit by abutment. The total area of the base unit and drive unit is 250μm by 125μm. The reference circuit, RDAC and decoders, pre-driver and output stage consume 24%, 30%, 14%, and 32% of the total area, respectively. The area of the drive unit alone is 80μm by 125μm. Additional drive units can be connected to each other by abutment. Alternatively, they can spatially distributed in the overall chip layout while hooked up to the base unit. Table 1 summarizes the main design characteristics of the FBB generator.
IV. CIRCUIT LAYOUT
Observe that the circuit area of the FBB generator is only a small fraction (~3%) of the digital IP block area. The considered configuration consumes about 177μA in active mode. In standby, it leaks about 72nA. Every additional drive unit increases the active and standby current by about 90μA and 54nA, respectively. The FBB generator has a bandwidth of 570kHz and a worst case slew rate of 132 mV/us. From a The magnitude of the well currents depends on the size of the digital IP block under control and the temperature. We have analyzed the dependence between N-well/P-well voltage and N-well/P-well current. For this purpose, we have used the base unit with one drive unit for FBB generation. Fig.8 plots the obtained well voltages and current trends. This indicates the operational range of the FBB generator. Observe that both N-well and P-well voltages remain constant at 0.5V for well currents up to about |10|mA. Such well currents are about 3x and 5x larger than the expected maximum P-well and N-well current for a 1mm 2 digital IP block, respectively (P-well: 3.5mA and N-well: -2mA at 85 o C). V nwell
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